# **Leveraging LLVM Optimizations to Speed up Constraint Solving**

Benjamin Mikek 10 April 2024 Vienna, Austria

# **Background: SMT Constraints**

- SMT (Satisfiability Modulo Theories) constraints encode first-order logic problems
- Symbolic execution (KLEE) generates SMT constraints
- Alive [PLDI15, SAS16, PLDI21] uses SMT to verify LLVM optimizations
- Many advanced solvers: Z3, CVC5, Boolector, Bitwuzla, Yices, etc.
- Theories for bitvectors, floating-point, integers, real numbers, etc.

```
1 (declare-fun a () (_ BitVec 32))
  (declare-fun b () (_ BitVec 32))
2
  (assert (not (=3
                    ((- extract 63 32)
4
                      (bvmul ((_ zero_extend 32) a)5
                               (( zero_extend 32) b)))
6
                    # \times 00000000))
7
  (assert (bvuge (bvudiv #xffffffff a) b))
9 (check-sat)
         https://clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

```
1 (declare-fun a () (_ BitVec 32))
  (declare-fun b () (_ BitVec 32))
2
  (assert (not (=3
                    ((- extract 63 32)
4
                      (bvmul ((- zero_extend 32) a)
5
                               (( zero_extend 32) b)))
6
                    # \times 00000000))
7
  (assert (bvuge (bvudiv #xffffffff a) b))
9 (check-sat)
         https://clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```
# **Is this constraint satisfiable?**





```
1 (declare-fun a () (_ BitVec 32))
  (declare-fun b () (- BitVec 32))2
  (assert (not (=3
                    ((- extract 63 32)
4
                      (bvmul ((- zero_extend 32) a)
5
                               (( zero_extend 32) b)))
6
                    # \times 00000000))
7
  (assert (bvuge (bvudiv #xffffffff a) b))
9 (check-sat)
         https://clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```
# **Is this constraint satisfiable?**

```
1 (declare-fun a () (- \text{BitVec } 32))(declare-fun b () (- BitVec 32))2
  (assert (not (=3
                     ((- extract 63 32)
4
                      (bvmul ((- zero_extend 32) a)
5
                               (( zero_extend 32) b)))
6
                     # \times 00000000))
7
  (assert (bvuge (bvudiv #xffffffff a) b))
9 (check-sat)
         https://clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```
# **Is this constraint satisfiable? No!**

```
1 (declare-fun a () (- \text{BitVec } 32))(declare-fun b () (- BitVec 32))\mathbf{2}(assert (not (=3
                     ((- extract 63 32)
4
                       (bvmul ((- zero_extend 32) a)
5
                                (( zero_extend 32) b)))
6
                     # \times 00000000))
7
  (assert (bvuge (bvudiv #xffffffff a) b))
8
9 (check-sat)
          https://clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```
# **Is this constraint satisfiable? But … z3 takes 10 minutes to solve it**

```
1 (declare-fun a () ( BitVec 32))
2 (declare-fun b () ( BitVec 32))
  (assert (not (=((- extract 63 32)
                 (bvmul ((_ zero_extend 32) a)5
                         ((- zero_extend 32) b)))
6
                # \times 00000000))
  (assert (bvuge (bvudiv #xffffffff a) b))
 (check-sat)
9
```
> z3 complex.smt2 unsat

#### **Takes 595 seconds**

1 (assert false) 2 (check-sat)

> z3 simple.smt2 unsat

**Takes 0.02 seconds** ☺





#### **SMTLIB and LLVM IR**



# **SLOT Translation**

- Implemented as open source tool SLOT (SMT-LLVM Optimizing Translation) [FSE 2023]
- Frontend: traverse the syntax tree of each SMT assertion
- Build an LLVM expression with the same semantics
- Most operations have 1-to-1 equivalents
- bvmul -> mul, bvadd -> add, fp.add -> fadd
- Some expressions are more complex and may involve undefined behavior handling

# **SLOT: Key Challenges**

- SLOT has two parts: a front end and back end. Both have to preserve semantics
- LLVM is missing some SMT operations
- SMTLIB is missing some LLVM operations
- SMT constraints are *declarative*; LLVM is *imperative*

# **SLOT by Example: Checking for Overflow**

```
1 (declare-fun a () ( BitVec 32))
 (declare-fun b () (_ BitVec 32))
2
  (assert (not (=3
                  ((- extract 63 32)
\overline{4}(bvmul ((- zero_extend 32) a)
5
                           (( zero_extend 32) b)))
6
                  # \times 00000000))
\overline{7}(assert (bvuge (bvudiv #xffffffff a) b))
8
  (check-sat)
9
```
# **Frontend Translation**

```
1 (declare-fun a () ( BitVec 32))
2 (declare-fun b () ( BitVec 32))
3 (assert (not (=
                ((- extract 63 32)
                 (bvmul ((_ zero_extend 32) a)((- zero_{extend} 32) b)))# \times 00000000))
8 (assert (bvuge (bvudiv #xffffffff a) b))
9 (check-sat)
```


The LLVM function returns true if the inputs satisfy the underlying constraint.

# **Optimization**

instcombine

```
1 define i1 @SMT(i32 %a, i32 %b) {
    %0 = zext i32 %b to i64
    %1 = zext i32 %a to i64
\overline{3}%2 = mul i64 %1, %0
\overline{4}\%3 = 1shr i64 \%2. 32
5
    %4 = true i64 %3 to i32
6
    %5 = icmp eq i32 %4, 0
7^{\circ}%6 = xor i1 %5, true
8
  %7 = udiv i32 -1. %a
\overline{9}|_{10} %8 = icmp eq i32 %a, 0
\vert_{11} %9 = select i1 %8. i32 -1. i32 %7
12 \t\t 810 = icmp uge i32 %9, %b
13 %11 = and i1 %6, %10
    ret i1 %11
1415 }
```

```
1 define i1 @SMT(i32 %a, i32 %b) {
    %b.fr = freeze i32 %b
2
    %umul = call { i32, i1 }
3
        \texttt{ellvm}.umul.with.overflow.i32(i32 %a, i32 %b.fr)
    %1 = extractvalue { i32, i1 } %umul, 1
\overline{4}%mul = call { i32, i1 }5
        @llvm.umul.with.overflow.i32(i32 %a, i32 %b.fr)
    %mul.ov = extractvalue { i32, i1 } %mul, 1
6
    %mul.not.ov = xor i1 %mul.ov, true\overline{7}%2 = and i1 %1, %mul.not.ov
8
    ret i1 %2
9
10 }
```
# **Optimization**

instcombine, gvn

```
1 define i1 @SMT(i32 %a, i32 %b) {
     %0 = zext i32 %b to i64
    %1 = zext i32 %a to i64
\overline{3}%2 = mul i64 %1, %0
\overline{4}%3 = 1shr i64 %2, 32
5
    %4 = true i64 %3 to i32
6
    %5 = icmp eq i32 %4, 0
7\overline{ }%6 = xor i1 %5, true
8
    %7 = udiv i32 -1, %a
\overline{9}|_{10} %8 = icmp eq i32 %a, 0
\vert11 %9 = select i1 %8, i32 -1, i32 %7
12 %10 = icmp uge i32 %9, %b
13 %11 = and i1 %6, %10
    ret i1 %11
14
15}
```

```
1 define i1 @SMT(i32 %a, i32 %b) {
    %b.fr = freeze i32 %b2
    %umul = call { i32, i1 }
3
       @llvm.umul.with.overflow.i32(i32 %a, i32 %b.fr)
    %1 = extractvalue { i32, i1 } %umul, 1
4
    %mul.not.ov = xor i1 %1, true5
    ret i1 false
6
 \}7\overline{ }
```
# **Optimization**

instcombine, gvn, instcombine

```
1 define i1 @SMT(i32 %a, i32 %b) {
    %0 = zext i32 %b to i64
\mathbf{2}%1 = zext i32 %a to i64
3
    %2 = mul i64 %1, %0
\overline{4}%3 = 1shr i64 %2, 32
5
    %4 = true i64 %3 to i32
6
    %5 = icmp eq i32 %4, 0
7^{\circ}%6 = xor i1 %5, true
8
    %7 = udiv i32 -1, %a
\overline{9}|_{10} %8 = icmp eq i32 %a, 0
\vert11 %9 = select i1 %8, i32 -1, i32 %7
12 %10 = icmp uge i32 %9, %b
13
    %11 = and i1 %6, %10
    ret i1 %11
14
15}
```

```
1 define i1 @SMT(i32 %a, i32 %b) {
     ret i1 false
\overline{2}ł
3
```
## **Backend Translation**

Can be solved almost instantly (0.02 seconds)!

#### **0.004 sec**



# **Results**

- Three logics: bitvectors, floating-point, and mixed
- Three solvers: Z3, CVC5, Boolector
- Three questions:
	- Can SLOT solve constraints for which solvers time out?
	- How much does SLOT speed up solving?
	- Which compiler optimization passes contribute?

# **Results**

- SLOT increases the number of solvable constraints at 600 second timeouts substantially with all solvers:
	- 9-14% for floating-point
	- 32-67% for mixed
	- 15-18% for bitvectors
- SLOT can solve hundreds of constraints for which all existing solvers time out





# **Optimization Pass Contributions**

- SMT constraints are simpler than programs
- All a single function (intraprocedural) [-10 passes]
- No memory operations [-7 passes]
- No branching (all one basic block) [-17 passes]
- Other reasons (debug info, backends, etc) [-16 passes]
- We disable vectorization, since this slows down solving
- 8 relatively simple passes are left

# **Optimization Pass Contributions**

- The most effective optimizations passes are reassociate, instcombine, and global value numbering
- Solver developers can learn from these results about new optimizations to include in solvers



#### How many benchmarks does each pass change? Which passes contribute the most speedup?



# **Discussion**

- What is simpler in the compiler context is not always simpler in the SMT context
- Solvers and SLOT form a sieve under portfolio methodology
- All presented results included the overhead of translation. Overhead is substantial for small constraints, but grows more slowly than solving time



# **Extending to Unbounded Theories**

- SMTLIB also defines (mathematical) integers and real
- Integers can be converted to bitvectors
- Handling these theories requires *bound inference*
- Selected bounds will not always be enough, so we *underapproximate and verify*



Table 1. Summary of theoretical results for unbounded SMT theories.

#### **Extending to Unbounded Theories**



• **Large widths: faster to solve, but less likely to be correct**

• **Small widths: slower to solve, but more likely to be correct**

# **Extending to Unbounded Theories**

- Bound inference via abstract interpretation (STAUB) [PLDI 2024]
- STAUB + SLOT speeds up nonlinear integers by 1.48x (z3) and 2.76x (CVC5)
- Up to 3.93x (z3) and 2.31x (CVC5) for verified linear integer benchmarks
- Substantial speedups for selected real constraints (up to 7x), but no substantial speedup on average

# **Conclusion and Future Work**

- **LLVM optimization passes can be applied outside the compiler context with substantial benefits**
- Using our pass contribution data to inform future developments of solvers
- Adapting SMT solver simplification tactics to LLVM
- New MLIR dialect for SMT constraints
- Extension to arrays and strings

## **Conclusion and Future Work**

- **LLVM optimization passes can be applied outside the compiler context with substantial benefits**
- Using our pass contribution data to inform future developments of solvers
- Adapting SMT solver simplification tactics to LLVM
- New MLIR dialect for SMT constraints
- Extension to arrays and strings

# **Any questions?**